Abstract -Robust digital control logic for a X-band fivebit digital attenuator and six-bit phase shifter has been developed and tested. The circuit uses an innovative combination of feedback and feed forward. The devices have been developed in the 6-inch 0.5 gm power pHEMT process (PP50-10) of WIN Semiconductors. The use of this process results in cost effective devices with a high power capability.
I. INTRODUCTION Digitally controlled binary attenuators and phase shifters are widely used components [1, 2] in Transmit Receive modules for phased array antennas applications. In this paper digital control logic is presented that is used to control an attenuator and phase shifter. The circuits are designed in a low-cost GaAs power process. Both devices are suitable for X-band applications and show competitive performance. It will be shown that the digital interface electronics included on the devices has a stable performance over both temperature-and process variations.
II. PP50-10 POWER HEMT TECHNOLOGY The designs have been realized in the PP50-10 power pHEMT process of WIN Semiconductors. The transistors in this process have a gate length of 0.5 tm and the substrates thickness is 100 gim. The use of this process is attractive because of the 6" wafer size and good reproducibility resulting in a high-yield and a relatively low price per device. The (depletion mode) FETs The design is based on 3 assumptions: 1. Resistance variation does not affect the voltage divide ratio of a voltage divider. 2. The square resistance is the same within the whole level shifter inverter. 3. The threshold voltage variation is the same within the whole level shifter inverter. over the resistors in the current sources equal to the voltage supplied by the resistor divider on the left. In this way effects of temperature and threshold variation are eliminated. The current delivered by the current source is inversely proportional to the resistance. This eliminates the effect of the resistance variation on the output voltage.
Since the gain provided by the differential pair is not infinite some effects of the variation are still present. A thing that requires special care is the temperature behaviour of the diodes. The forward voltage varies with -2 mV/°C. In the bias generator 6 diodes are present giving 1.5 V difference in voltage drop over the temperature range of -40°C to 80°C. This has a large impact on the level shifter. To be able to meet the LVCMOS specifications 2 diodes have been connected in series with the resistor in the level shifter. They give 0.5 V voltage drop variation over the temperature range compensating the effect of the diodes in the bias generator.
The stability of the feedback circuit is checked using the loop gain and the output impedance of the current source. Fig. 4 shows that the low frequency gain is 5.7 and a phase margin of 850. This check is also done with some extra parasitic capacitances at some places to check the sensitivity for parasitics on the stability. When the bond pads are included the height increases to 370 ptm. The size of the inverter level shifter is thus slightly above the size of the bond pads and the area the circuit occupies is compensated by the reduction in bondpads needed. Reducing the number of bond pads also reduces the cost by reducing the number of bond wires and leads needed. 
V. APPLICATION EXAMPLE
An attenuator and phase shifter have been designed with the digital control logic. The attenuator and phase shifter use switch FETs with two or four gate-fingers operating at a gate to source voltage of 0 V ('on-state') and -3 V ('off-state'). Before the actual design the first step was the modelling of these switch FETs. A scalable model has been created based on the measurement results of switch FETs with seven different dimensions.
Both devices consist of separate sections (henceforth called bits) with binary weighted attenuation-or differential phase values. If possible the parasitic capacitances of the switch FETs are embedded in the filter-or attenuator sections of the individual bits. For both designs each individual bit is matched to 50 and the following order of the bits is optimized for large signal performance. The isolation between the different bits is enhanced by adding extra ground strips at tactical positions. The bond-pads are embedded in 50 tnetworks to improve the overall matching of the devices.
The switch FETs are driven by differential signals from the on-chip digital electronics. Each bit is controlled by a single ended LVCMOS signal with a '0' for the reference state and a '1' for the enabled state. Since each bit is controlled via a separate control signal, the binary scale of the bit values is transparent to the control of the devices.
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The layout of the attenuator is shown in Fig. 9 . In Fig. Ithe The input-and output matching of the attenuator are at X-band frequencies better than -16 dB for all states. The reference loss is smaller than 6 dB for frequencies up to 14 GHz. The transfer remains linear until a source power of 23 dBm is reached.
The layout of the 6-bit phase shifter is shown in Fig.  12 The reference loss is smaller than 7 dB for frequencies between 7 GHz and 12.6 GHz. The matching at X-band frequencies is better than -10 dB for all states. The transfer remains near linear until a source power of 20 dBm is reached. The worst case 1dB compression power is larger than 22 dBm.
VI. CONCLUSION
Robust LVCMOS compatible control logic that is insensitive to process variations has been designed and measured. By employing a feedback circuit the effect of process variation is greatly reduced. The digital control logic is scalable and reusable. A first pass success attenuator and phase shifter have been designed using this digital control logic. 
